[A]
reduction in the number of clock cycles for memory access in a cache memory
[B]
overlapping of the memory refresh operation and memory read operations in dynamic memories
[C]
reduction in instruction cycle time through instruction pipelining
[D]
none of these